找回密码
 注册

QQ登录

只需一步,快速开始

查看: 2033|回复: 1

[原创] 故障现象:COMPAQ E500屏暗

songrui_2007 发表于 2007-5-17 14:32:02 | 显示全部楼层 |阅读模式 来自 中国江苏无锡

马上注册,结交更多好友,享用更多功能。

您需要 登录 才可以下载或查看,没有帐号?注册

x
解决方法:造成这种问题通常是高压板、屏线、或屏上的
! N# Z/ T) P3 V0 J* ^) \被光灯损坏而造成的。用替换法替换背光灯管发现故障依" Z' j4 _! C% w
旧,考虑问题出在高压板上,经测量发现高压板上的一个
! o1 |5 T6 G0 C" \线圈脱焊将其重新焊接问题解决。
songrui_2007  | 发表于 2007-5-17 14:34:02 | 显示全部楼层 来自 中国江苏无锡

DELL

Draft – Pong Adds/Cohiba Power Up Sequence- l+ ]0 }1 i+ M
Created: 11/06/007 \4 G* V& e0 C1 I5 K+ ~) ]
Created for Armstrong/Riata by: C. Massery
. R4 C+ o& @: YEdited for Pong Adds/Cohiba by: Ty Kingsmore- V% R3 t6 L2 \
This document contains the power up sequence for the X00 rev of the Pong Adds/Cohiba platform., }8 a( ^' F- y/ D* H- S& Y# V
There are two sections to this document. The first section lists notes for some of the signals listed in the waveform section. The' k* K& c8 R- @2 z1 |( p  R& H+ K
second section shows a timing diagram of the power up sequence." J% n  B4 q- {6 _) p; M8 r5 V
Below are the conventions that are followed for the timing diagrams:
% \1 v. i' R# k1 q) A- time scale for x-axis is milli-seconds6 [  z* s1 J7 y) S
- edge to edge relations of signals are to scale" d3 P+ }) y: V0 e+ C
- signals that transition at the same time on the diagram occur within a relatively close time period
! c( j4 k! e0 \8 F3 C( W3 @- invalid times are included for the rise time of voltage planes
5 w% \! \7 Z, J+ u3 U- the timings are done based on a battery-boot situation.
7 @# l- p/ i7 v! `# U7 `7 s- The following configuration was used in taking the measurements:
+ t" D; P% c7 d+ G7 w- Pong Adds/Cohiba board 000E
& G) L& X* ]0 x/ d; O; b" G( Y- Sonny Q’s initial serial out’s BIOS" W3 Z- ]: n+ Z) V) z, s* J
- NO video card# {" W) e* h# \3 I% ?' G
- LT charger board& {$ [* `) C2 b) m5 f* w* n1 V
- 256 MB Samsung memory+ x* U# q8 f- ^
- 933 CuT processor+ N( L/ V8 T0 \, Q9 Z
Waveform Signal Information
6 a7 d3 H( i5 m' B5 y1 A- G3 iReferences below are to X00 revision of the schematic. This includes signal names, page and reference designator references.
8 `, n5 ?0 V" k# J) T  Qpower_sw- source of this signal is JLED (p.35) or JDOCK (p.29)
# }0 {" f' p% H8 ^/ \7 A( {power_sw this signal is the output of the inverter U48, and the input to pin 2 of U80
您需要登录后才可以回帖 登录 | 注册

本版积分规则

快速回复 返回顶部 返回列表